Seat No.:	Enrolment No.

## GUJARAT TECHNOLOGICAL UNIVERSITY BE - SEMESTER-III EXAMINATION - SUMMER 2016

Subject Code:130701 Date:04/06/2016 **Subject Name:Digital Logic Design** Time:10:30 AM to 01:00 PM **Total Marks: 70 Instructions:** 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. (a) Explain r's complement with example in detail. 07 0.1 **(b)** Explain (r-1)'s complement with example in detail. 07 **Q.2** (a) Explain Excess 3 code and 2421 code in detail. **07** Listout and explain the most common postulates used to formulate various **07** algebraic structures. OR **(b)** Discuss canonical and standard forms in detail. **07** 0.3 What is positive and negative logic? Explain in detail. 07 (a) Simplify the Boolean function, F= A'C+A'B+AB'C+BC. **07 (b)** OR Simplify the Boolean function, F= A'B'C'+B'CD'+A'BCD'+AB'C'. Q.3 07 (a) Simplify the Boolean function,  $F=\sum (0,1,2,5,8,9,10)$ . **(b) 07** Implement the function  $F=\sum(0,6)$  with NAND gates only. 0.4 07 (a) Implement the function  $F=\sum (0,6)$  with NOR gates only. 07 **(b)** OR **Q.4** (a) Explain Full Adder in detail. 07 Prepare BCD to excess 3 code converter. **07** Discuss PLA in detail. Q.5 (a) 07 **(b)** Discuss edge triggered flip flop in detail. 07

\*\*\*\*\*

07

07

(a) Explain 3 bit binary counter with necessary diagrams.

**(b)** Explain different types of random access memories.

Q.5