Seat No.:	Enrolment No.

GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER-III EXAMINATION - SUMMER 2016

Su	bject	t Code:130704	Date:27/05/2016
Ti	me:1 truction 1. 2.	Name: Computer Organization and Architecture 0:30 AM to 01:00 PM ons: Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks.	Total Marks: 70
Q.1	(a) (b)	Explain the Common Bus System with its diagram. Explain Organization of Memory Stack with related operations.	07 07
Q.2	(a) (b)	Explain BCD adder with block diagram. Explain the Instruction Cycle with flowchart. OR	07 07
	(b)	List out the Characteristics of CISC and RISC.	07
Q.3	(a) (b)	Explain different types of Shift Micro operations. Explain Design of Control Unit.	07 07
Q.3	(a) (b)	Explain input-output instructions. Discuss following Instructions. i) SZA ii) LDA iii) ISZ iv) CIR v) CIL vi) SZE v	07 07 rii) BSA
Q.4	(a) (b)	Explain the Instruction Pipelining with Example. Explain the Working of Second Pass Assembler with its flowch OR	orart. 07
Q.4	(a) (b)	Explain First Pass Assembler. Explain the booth's Algorithm with the help of flowchart.	07 07
Q.5	 (a) What is addressing mode? List and Explain any two addressing mode. (b) Explain Address Sequencing with block diagram. OR 		mode. 07
Q.5	(a) (b)	What is Array Processor? Explain SIMD Array Processor. Explain Memory-Reference Instructions with flowchart.	07 07
