Seat No.:	Enrolment No.

GUJARAT TECHNOLOGICAL UNIVERSITY BE - SEMESTER-III EXAMINATION - SUMMER 2016

Subject Code:130902 Date:31/05/2016 **Subject Name: Analog and Digital Electronics** Time: 10:30 AM to 01:00 PM **Total Marks: 70 Instructions:** 1. Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks. Q.1 Discuss Slew Rate with reference to 741C op-amp. 07 (a) (b) State and prove De Morgan's theorems. 07 **Q.2** Write short note on nand gate R-S flip flop. 07 (a) (b) Write short note on J-K flip flop. 07 OR (b) Write short note on Edge triggering of flip-flop. 07 With suitable example explain binary addition, subtraction, division and **Q.3** (a) 07 multiplication. Explain a stable mode of operation of 555 timer. (b) 07 OR Q.3 Explain application of op-amp as integrator and differentiator. 07 (a) (b) What are demerits of open loop configuration of op-amp? How can we 07 overcome this? Q.4 Explain Full adder and Half adder circuit 07 (a) Explain three variables and four variables K-map. (b) 07 Explain AND and OR gate using diode and transistor circuit. **Q.4** (a) 07 Explain three pin voltage regulator IC. Explain LM 78XX and LM 79XX. (b) 07 How can be obtained 1's and 2's compliment of binary number? **Q.5** (a) 07 (b) Describe the working of look-ahead-carry adder. 07 OR Explain working of counter and register. 07 **Q.5** (a) Explain Multiplexer and De-multiplexer. (b) 07
