GUJARAT TECHNOLOGICAL UNIVERSITY

GUJARAT TECHNOLOGICAL UNIVERSITY BE - SEMESTER-VI- EXAMINATION – SUMMER 2016					
Subject Code:161004 Date:17/0					
Subject Name:VLSI Technology and Design					
Time: 10:30 AM to 01:00 PM Total Mar					
Instructions: 1. Attempt all questions.					
		Make suitable assumptions wherever necessary.			
	3. 1	Figures to the right indicate full marks.			
Q.1	(a)	Define following operating regions for the MOS system with suitable energy band diagrams:	07		
	(b)	(a) Accumulation (b) Depletion (c) Inversion Derive the expression of threshold voltage of an n-channel MOSFET.	07		
Q.2	(a)	Draw CMOS inverter circuit, its VTC and derive $V_{I\!H}$ and $V_{I\!L}$.	07		
	(b)	Explain the Simplified design flow Y-chart in VLSI. OR	07		
	(b)	Calculate the threshold voltage V_{TO} at $V_{SB} = 0$, for a polysilicon gate n- channel MOS transistor, with the following parameters: substrate doping density $N_A = 10^{16}$ cm ⁻³ , polysilicon gate doping density $N_D = 2 \times 10^{20}$ cm ⁻³ , gate oxide thickness $t_{ox} = 500$ A ⁰ , and oxide-interface fixed charge density $Nox = 4 \times 10^{10}$ cm ⁻² .	07		
Q.3	(a)	Derive the expression of τ_{PLH} of a CMOS inverter.	07		
-	(b)	Discuss various packaging technologies in VLSI. OR	07		
Q.3	(a)	Derive the expression of Switching power dissipation of CMOS inverter.	07		
	(b)	Consider a CMOS inverter circuit with the following parameters: $V_{DD} = 3.3 \text{ V}, V_{T}o, n = 0.6 \text{ V} V_{T}o, p = -0.7 \text{ V}, Kn = 200 \mu\text{A}/\text{V}^2$, $Kp = 80 \mu\text{A}/\text{V}^2$. Calculate the noise margins of the circuit.	07		
0.4	(a)	Explain the voltage bootstrapping in Dynamic logic circuits.	07		
Q.4	(a) (b)	Draw the combinational logic circuit using nMOS for the following	07 07		
		Boolean expression:			
		(i) $Z_1 = (A(B+C) + DE)'$ (ii) $Z_2 = ((A+D+E)+(BC))'$			
		OR			
Q.4	(a)	Write a short notes on	07		
	(b)	(i)Causes of Latch up (ii) FPGA Discuss possible sources of noise in input and output circuits	07		
Q.5	(a)	Explain the Built-In-Self-Test techniques to test VLSI circuit.	07		
	(b)	Draw the circuit diagram of a CMOS edge-triggered D-latch and explain.	07		

Q.5	(a)	Write a short note on small device geometry effects	07
	(b)	Explain the functioning of CMOS transmission gate.	07
