

**GUJARAT TECHNOLOGICAL UNIVERSITY**  
**BE - SEMESTER-III(New) EXAMINATION – SUMMER 2016**

**Subject Code:2130306****Date:04/06/2016****Subject Name:Fundamentals of Digital Design****Time:10:30 AM to 01:00 PM****Total Marks: 70****Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.

**MARKS**

<b>Q.1</b>	<b>Short Questions</b>	<b>14</b>
1	Convert (ABCD) <sub>16</sub> to decimal number.	
2	Convert (11010010) <sub>2</sub> to octal number.	
3	What will be odd parity of code 11001001.	
4	What is the gray code of (1111) <sub>2</sub> .	
5	Subtract 1100 from 1111 using 1's complement method.	
6	Draw the symbol and truth tables of AND, OR and NOT Gates.	
7	In combinational circuit, if A and B are inputs of function F and $F(A,B) = \sum(0, 1, 2, 3)$ , what will be output?	
	A. 1                  B. 0                  C. Both A and B                  D. None of these	
8	In RS flip-flop if inputs s=1 and R=0, What will be output Q(t)?	
9	Give the difference between combinational & sequential circuit.	
10	Define Fan-out.	
11	Draw the symbol and truth table for JK flip flop.	
12	What is HDL & VHDL?	
13	What is the full form of FPGA and CPLD?	
14	In Boolean algebra, what will be output of (A+A')?	
<b>Q.2</b>	(a) Perform (8) – (4) using 1's complement method.	<b>03</b>
	(b) Explain binary Boolean algebra with examples.	<b>04</b>
	(c) Explain full adder with truth table and logic diagram.	<b>07</b>
	<b>OR</b>	
	(c) Explain full subtractor with truth table and logic diagram.	<b>07</b>
<b>Q.3</b>	(a) Define universal Gates and also draw the symbol and true tables.	<b>03</b>
	(b) Implement AND, OR and NOT gate using NAND gates.	<b>04</b>
	(c) Design 4 bit binary parallel adder using half adder blocks.	<b>07</b>
	<b>OR</b>	
<b>Q.3</b>	(a) Draw the truth table and symbol for Ex-OR and Ex-NOR gates.	<b>03</b>
	(b) Implement AND, OR and NOT gate using NOR gates.	<b>04</b>
	(c) Design a BCD adder using 4 bit parallel adder blocks and basic gates.	<b>07</b>
<b>Q.4</b>	(a) Simplify the function $Y(A,B,C,D) = \sum m(0,1,2,3,4,5,6,7,12,13,14,15)$ using K-map & draw logic diagram.	<b>03</b>
	(b) Simplify the function $Y(A,B,C,D) = \sum m(0,1,2,3,12,13,14,15) + d(8,9,10,11)$ using K-map & draw logic diagram.	<b>04</b>
	(c) Design 4-bit binary to gray code converter.	<b>07</b>
	<b>OR</b>	
<b>Q.4</b>	(a) Explain types of ROMs.	<b>03</b>
	(b) Explain working of RS- flip-flop with diagram.	<b>04</b>

- (c) Reduce the function  $F(w,x,y,z) = \sum m(1,5,6,12,13,14) + d(2,4)$  using tabulation method. **07**
- Q.5** (a) Explain operation of 4:1 multiplexer with logic diagram & truth table. **03**  
 (b) Explain Master slave flip flop with block diagram. **04**  
 (c) Explain 4 bit Magnitude Comparator. **07**
- OR**
- Q.5** (a) Explain state diagram with example. **03**  
 (b) Explain successive approximation type ADC. **04**  
 (c) Design a ripple counter and explain in detail. **07**

\*\*\*\*\*