Seat No.:	Enrolment No.

**Subject Name: Analog Electronics and Its Applications** 

Subject Code:2142405

## **GUJARAT TECHNOLOGICAL UNIVERSITY**

**BE - SEMESTER-IV(New) EXAMINATION - SUMMER 2016** 

Date:30/05/2016

<b>Time:10</b>	:30	AM to 01:00 PM	<b>Total Marks: 70</b>
Instruction	ns:		
1.	Attempt all questions.		
2.	Make suitable assumptions wherever necessary.		
3.	Figu	ures to the right indicate full marks.	
Q.1		Do as directed:-	14
	1	Draw Half wave rectifier circuit.	
	2	Define PIV w.r.t. diode.	
	3	What is Op-Amp?	
	4	Define Slew rate w.r.t. Op-Amp.	
	5	Define Rectification efficiency w.r.t. diode.	
	6	Draw output waveform of Centre tap full wave rectifi	ier.
	7	Define PSRR w.r.t. Op-Amp.	
	8	Explain the concept of Clamper circuit.	
	9	Define Noise Margin.	
	10	What is Digital to Analog Convertor?	
	11	What are logic gates?	
	12	Draw clipper circuit.	
	13	Draw Pin diagram of OP-AMP.	
	14	Define Notch filter.	
Q.2	(a)	State the condition on 1+Aß which a feedback ampliful must satisfy in order to be stable.	fier 03
	<b>(b)</b>	Draw & explain single stage transistor amplifier.	04
	(c)	Compare CE, CB, and CC configuration of BJ tabular form.	T in <b>07</b>
		OR	
	(c)	Draw the hybrid-pi model for a transistor in CE	07
	` /	Configuration and discuss it.	
Q.3	(a)		For a <b>03</b>
		given OP-AMP CMRR = $10^5$ and differential	gain
		$A_d$ = 10 <sup>5</sup> . Determine $A_{CM}$ , the common mode gain	in of
		OP-AMP.	
	<b>(b)</b>	Write a note on: - Ideal OP-AMP characteristics.	04
	<b>(c)</b>	Explain Cascaded Amplifier and also Derive	
		expression for the overall gain in decibels of an n-	stage
		cascaded amplifier and why to express gain in dB?	
		OR	
Q.3	(a)	Define Filter. Differentiate Active & Passive Filter.	03
	<b>(b)</b>	1 0	04
	<b>(c)</b>	Explain 78xx and 79xx voltage regulators. I	
		necessary figures and draw circuit diagram to get 12	volt
0.4	(.)	constant output using 7812 IC.	4 41- 02
Q.4	(a)	Draw the circuit diagram & waveforms for saw wave generator.	tooth 03

	<b>(b)</b>	Draw the block diagram and connection diagram of 555	04
		timers.	
	<b>(c)</b>	Draw the block diagram of a linear regulated power	07
		supply and explain its working.	
		OR	
Q.4	(a)	Draw & explain block diagram of PLL.	03
	<b>(b)</b>	Explain working of successive approximation ADC with	04
		suitable numerical example.	
	<b>(c)</b>	Explain summing, scaling & Averaging amplifier for	07
		inverting configuration.	
Q.5	(a)	Write a technical note on:-Negative Impedance converter.	03
	<b>(b)</b>	What is need of Schmitt trigger circuit? Enlist & explain	04
		comparator characteristics.	
	(c)	Explain Wien bride oscillator with neat sketch. What	07
		determines the frequency of oscillation? Will oscillations	
		take place if the bridge is balanced?	
		OR	
Q.5	(a)	Draw the block diagram of V to F converters.	03
-	<b>(b)</b>	Give the complete Classification of Oscillators.	04
	(c)	Compare DTL, TTL & RTL in tabular forms.	07

\*\*\*\*\*