Enrolment No.

GUJARAT TECHNOLOGICAL UNIVERSITY BE - SEMESTER-III EXAMINATION – WINTER 2015

Subject Code:130704 Date:18/12/2			015	
Subject Name: Computer Organization and ArchitectureTime: 2:30pm to 5:00pmTotal Marks: 70Instructions:				
	1. 2.	Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks.		
Q.1	(a) (b)	Explain 4-bit Binary Adder - Subtractor with diagram. Explain construction of common bus system with three-state buffers using diagram.	07 07	
Q.2	(a) (b)	Explain different phases of an instruction cycle with flowchart. Explain hardwired control unit of basic computer with diagram. OR	07 07	
	(b)	Give instruction code format of memory reference instructions. List and explain memory reference instructions in brief.	07	
Q.3	(a) (b)	 Answer the following. What is pseudo instruction? List pseudo instructions of basic computer with importance of each. Address symbol table. Subroutine and data linkage. Explain Micro program sequencer for a control memory with diagram. 	03 02 02 07	
Q.3	(a) (b)	OR Draw flowchart for second pass of assembler and explain it briefly. Answer the following. 1. Mapping from instruction code to microinstruction address. 2. Microinstruction code format.	07 04 03	
Q.4	(a) (b)	Explain organization of memory stack with related operations. Explain different types of addressing modes. OR	07 07	
Q.4	(a) (b)	Explain 4-bit status register. Draw block diagram of an 8-bit ALU with 4-bit status register. Explain Four-segment instruction pipeline with diagram.	07 07	
Q.5	(a) (b)	Explain pipeline conflicts. Explain BCD adder with block diagram.	07 07 07	
Q.5	(a) (b)	OR Draw flowchart for add and subtract operations with signed magnitude data. Explain it briefly. Explain Booth multiplication algorithm with flowchart.	07 07	
