Seat No.:	Enrolment No.

Subject Code: 172403

Subject Name: Power Processing Circuits - II

GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER-VII EXAMINATION - WINTER 2015

Date:09/12/2015

	ne: 1 tructio	10:30am to 1:00pm Total Marks:	70
HIS	1.	Attempt all questions. Make suitable assumptions wherever necessary.	
Q.1	(a)	Explain applications of multilevel inverter as active & reactive power compensation.	07
	(b)	Describe working of active front end rectifier. Discuss effect of source inductance on input current waveform.	07
Q.2	(a)	Draw & explain basic series inverter circuit employing load commutation. State limitation of this series inverter.	07
	(b)	Explain principle of phase angle control for 1-phase AC voltage controller. Derive equation for RMS value of output voltage waveform. OR	07
	(b)	Describe the function of 3-phase to 1-phase cycloconverter circuit with necessary diagrams.	07
Q.3	(a) (b)	Draw block diagram of online UPS system. Explain each block in detail. Explain circuit of auxiliary commutated 1-phase bridge inverter with relevant waveforms.	07 07
Q.3	(a)	OR Enlist various types of batteries used in UPS system. Also give comparison	07
•	(b)	between constant current, constant voltage & trickle charging system. Explain modified McMurry – Bedford half bridge inverter circuit with related voltage & current waveforms.	07
Q.4	(a)	With an appropriate power diagram, discuss the principle of working of a 3 phase inverter with 180° conduction mode. Draw waveforms for line voltages &	07
	(b)	phase voltages. Enlist various control strategy for inverter. Discuss input side & output side control strategy for 1-phase inverter.	07
Q.4	(a)	OR Define parallel resonance. Explain the concept of parallel resonant inverter	07
	(b)	circuit with required diagrams. What is PWM? Explain unipolar SPWM technique. Also compare it with bipolar SPWM technique.	07
Q.5	(a)	Explain 3 level diode clamped multilevel inverter (DCMLI) with necessary	07
	(b)	diagrams. Also write merits & demerits of it. Write a short note on SVPWM.	07
Q.5	(a)	OR Draw circuit diagram of 7 level asymmetric cascaded H-bridge multilevel	07
Ų.S	(a)	inverter. Explain how 7 levels is generated across the pole terminal.	
	(b)	Define the term harmonic. State demerits of it & discuss selective harmonic elimination scheme in brief.	07
