Sea	t No.:	Enrolment No	
		GUJARAT TECHNOLOGICAL UNIVERSITY	
		ME – SEMESTER II (OLD) – • EXAMINATION – SUMMER 2016	
	•	Code: 1710412 Date: 18/05/20	16
	•	Name: Digital VLSI Design 0:30 am to 01:00 pm Total Marks:	70
	ne: 10 truction		70
	2.	Attempt all questions.  Make suitable assumptions wherever necessary.  Figures to the right indicate full marks.	
Q.1	(a)	Answer the following questions in short. (Two marks each)	14
	1	Why CMOS is preferred compared to BJT in Digital VLSI design?	
	2	Compare static and dynamic circuit for size, power dissipation and speed of operation.	
	3	For 90nm process what is feature size and $\lambda$ ?	
	4 5	Why photo resist material is used in CMOS fabrication process?  Discuss crosstalk and its implications.	
	6	Draw circuit of Tri state buffer using CMOS gate.	
	7	In 180nm process with ratio $W/L = 4/2\lambda$ NMOS transistor has a gate oxide thickness of $50A^{\circ}$ . Calculate gate capacitance per micron of width.	
Q.2	(a) (b)	Draw Circuit diagram and stick diagram for boolean function $Y = \overline{AB} + \overline{C}$ Draw energy band diagram of the combined MOS system. Explain MOS system under different external bias voltage with energy band diagram. <b>OR</b>	07 07
	<b>(b)</b>	Derive and explain the Threshold voltage equation for NMOS transistor.	07
Q.3	(a)	Sketch following boolean functions using CMOS compound gate with transistor widths chosen to achieve equal effective rise and fall resistance i.e. $(W/L)_{n, eq}$	07
		1. $Y_1 = \overline{A(B + C)} + DE$	
	<b>(b)</b>	2. Y <sub>2</sub> = ABC Explain MOSFET Scaling.	07
	<b>(b)</b>	OR	U/
Q.3	(a)	Sketch 2 input NOR gate with transistor widths chosen to achieve effective rise and fall resistance equal to a unit inverter. Compute the rising and falling propagation delays in terms of R and C of the NOR gate driving h identical NOR gates using Elmore delay model. If $C=2fF/\mu m$ and $R=2.5K\Omega \cdot \mu m$ in a 180nm process, what is the delay of fanout-of-4 NOR gate?	07
	<b>(b)</b>	Discuss I-V characteristic of CMOS inverter with appropriate diagram and necessary equations.	07
Q.4	(a)	State importance of Power-Delay Product and explain with necessary equations.	07
	<b>(b)</b>	For depletion load inverter circuit, discuss noise margin with transfer characteristic.	07
0.4	(9)	OR  For 2 input NOP gate derive switching threshold expression	07
Q.4	(a) (b)	For 2 input NOR gate, derive switching threshold expression.  Explain dynamic power dissipation in CMOS inverter with diagram and	07 07

With diagram explain 1 bit full adder using transmission gates.

waveform.

Q.5

(a)

**07** 

<b>(b)</b>	Discuss cascading problem in dynamic CMOS logic circuit with appropriate diagram.	07
	OR	
<b>(a)</b>	Explain Complementary pass transistor logic (CPL). With diagram explain 2	07
	input NOR and 2 input NAND gate using CPL.	
<b>(b)</b>	Write short note on NORA CMOS logic.	<b>07</b>
	(a)	diagram.  OR  (a) Explain Complementary pass transistor logic (CPL). With diagram explain 2 input NOR and 2 input NAND gate using CPL.

\*\*\*\*\*\*