GUJARAT TECHNOLOGICAL UNIVERSITY ME – SEMESTER II (OLD) – • EXAMINATION – SUMMER 2016


Subject Code: 1720302 Subject Name: Advance Instrumentation Time:10:30 am to 01:00 pm

Date:18/05/2016

Total Marks: 70

Instructions:

- 1. Attempt all questions.
- 2. Make suitable assumptions wherever necessary and mention it clearly in your solution.
- 3. Figures to the right indicate full marks.
- 4. Draw all necessary circuit diagrams in your solution.
- 5. All symbols carry their usual meanings.
- 6. Show all node voltages, currents used in solution of your circuit diagram
- Q.1 Draw the circuit diagram of strain-gauge bridge, having four strain-gauges, 14 connected with instrumentation amplifier (IA), referred to as a load cell, and having calibration facility to account for gauge resistances and reference voltage.
 - i. Derive the relationship of output voltage with gain of IA, reference voltage, and fractional change in resistance δ .
 - ii. Let the strain-gauges be of 120 $\Omega \pm 1$ % types and their maximum power dissipation limited to 10 mW to avoid excessive self heating. Assume that V_{REF} = 15V ± 5%, specify suitable values for resistances R₁ through R₄ used for calibration.
 - iii. Outline the calibration procedure.
- Q.2 (a) What do you mean by input bias and input offset current? Derive the equation of error voltage generated due to the input bias current and input offset current for the resistive feedback op amp circuit. What are the ways to reduce this error voltage? What are the consequences of these ways?
 - (b) Find the gain of the circuit in figure 1 considering virtual short condition. 07




OR

(b) With the help of circuit diagrams, equations and Bode plot describe any two 07 first-order active filters.

Q.3 Derive the equation of feedback factor β for the circuit in figure 2 if $r_d = 2$ 14 M Ω .

and r0 = 75 Ω . Justify whether it is positive feedback circuit or negative feedback circuit. Consider R₁=30 k Ω , R₂=20 k Ω , R₃=10 k Ω while deriving equation of feedback factor β .



OR

- **Q.3** Draw the circuit diagrams of floating load V to I converters with (i) noninverting and (ii) inverting configurations. Consider in both the circuits $V_I=5V$, R=10 k Ω , +/-Vsat = +/- 13V and a resistive load R_L. For both circuits find (i) i₀; (ii) the voltage compliance; (iii) the maximum permissible value of R_L.
- Q.4 Draw the circuit diagram of low pass KRC filter and derive the equations for 14 gain, ω_0 and Q-factor. Using equal component design specify elements for a second order low pass filter with $f_0=2kHz$ and Q=5. What is the dc gain of this design? Modify this circuit for a dc gain of 0 dB.

OR

Q.4 (a) Explain slew rate with the help of necessary waveforms and derivations. An op-amp shown in figure 3 has an input bias current of 15 μ A and a compensation capacitance Cc of 20 pF, and slew rate of 0.5V/ μ s, find its response v_o(t) to a step input of -0.5 V. Consider R₁ = 2 k Ω and R₂ = 8 k Ω .





Figure 3

- (b) List important features of switched capacitor filters. Discuss its practical 07 limitations in detail.
- Q.5 (a) Explain noise power density, spectral noise density, and white noise in detail. 07

(b) The difference amplifier shown in figure 4 uses 741 op amp and a perfectly matched resistance set with R1=10k Ω and R2=1000k Ω . Suppose the inputs are tied together and driven with a common signal v_I. Estimate the typical change in v_o if (i) v_I is slowly changed from 0 to 10V, and (ii) v_I is a 10kHz, 10V peak to peak sine wave. Consider CMRR_{dB} (10kHz) = 57dB.



- Q.5 (a) A 741 op amp with $\pm 15V$ supplies is configured as a non inverting amplifier 07 having a gain of 5 V/V. (a) If the ac input amplitude is Vim=0.5V, what is the maximum frequency before the output distorts? (b) If f=10kHz, what is the maximum value of Vim before the output distorts? (c) If Vim=40 mV, what is the useful frequency range of operation? (d) If f = 2kHz, what is the useful input amplitude range?
 - (b) With the help of circuit diagram, necessary equations and bode plot explain 07 the effect of finite gain bandwidth product on integrator circuits.
