GUJARAT TECHNOLOGICAL UNIVERSITY ME – SEMESTER I (NEW) – • EXAMINATION – SUMMER 2016

		ME – SEMESTER I (NEW) – • EXAMINATION – SUMMER 2016		
Subject Code: 2710507Date:17/05/2016Subject Name: ASIC DESIGNTime:02:30 pm to 05:00 pmTime:02:30 pm to 05:00 pmTotal Marks: 70Instructions:1. Attempt all questions.2. Make suitable assumptions wherever necessary.3. Figures to the right indicate full marks			/2016	
			70	
	3	. Figures to the right indicate full marks.		
Q.1	(a) (b)	What is VHDL? List major capabilities of VHDL. Explain data types used in VHDL.	07 07	
Q.2	(a) (b)	Define Mealy State Machine and Moore State Machine. Compare them. What do you mean by Delta-delay? Also explain Inertial Delay model and Transport Delay model.	07 07	
		OR		
	(b)	Write a short note on operators used in VHDL	07	
Q.3	(a) (b)	Draw and Explain FPGA Architecture Write a VHDL code for 2 x 4 Decoder using Behavioral and Dataflow style of modeling.	07 07	
		OR		
Q.3	(a) (b)	Write a VHDL Code for Positive Edge Triggered J K Flip Flop. Explain configuration and package declaration statements using necessary examples.	07 07	
Q.4	(a) (b)	Write a VHDL code for 4 bit Binary Up-Down counter (Modulo $-$ 16). Write a VHDL code for 4x1 MUX using Behavioral and Dataflow modeling Style.	07 07	
		OR		
Q.4	(a) (b)	Explain the ASIC Design flow.Explain following terms with reference to VHDL(1) Generate Statement (2) Wait Statement (3) Generic	07 07	
Q.5	(a) (b)	Explain With –Select and When-Else Statements using Syntax Write VHDL code for 0111 sequence detector using FSM. OR	07 07	
Q.5	(a) (b)	Write a VHDL code for 8 bit serial-in, serial-out shift register. Explain ROM, PAL, PLA, and PLD.	07 07	
