GUJARAT TECHNOLOGICAL UNIVERSITY

ME – SEMESTER I (NEW) – • EXAMINATION – SUMMER 2016 Subject Code: 2715410				
Subject Code: 2/15410 Date: 19/05/20 Subject Name: Advanced Digital Circuit Design Time: 02:30 pm to 05:00 pm Total Marks:			(U10	
			70	
Instructions:			10	
	1. 2. 3.	Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks.		
Q.1	(a)	What is static hazard and how to detect static hazard in Multi Level Network	07	
	(b)	Explain in detail different design domain for digital logic design.	07	
Q.2	(a)	What is timing control? Explain (1)Delay-based timing control,(2)Event-based timing control, (3) Level-sensitive timing control.	07	
	(b)	Write a verilog code for 4-bit magnitude comparator. OR	07	
	(b)	Write a verilog code for 4-bit ripple counter.	07	
Q.3	(a)	Which are loops statements available in verilog. Explain any two with suitable example	07	
	(b)	Write a verilog code for 4-bit look ahead carry generator. OR	07	
Q.3	(a) (b)	What are the points of difference between task and function Write a verilog code for Bidirectional shift register.	07 07	
Q.4	(a)	What is Scheduling? Explain (1)As Soon As Possible (ASAP)(2)As Late As Possible (ALAP) and (3) Resource Constrained (List scheduling) Scheduling Algorithms.	07	
	(b)	Write the Verilog code for Sequence detector for detecting "0110" OR	07	
Q.4	(a)	Explain in detail Espresso: A 2-level logic optimizer.	07	
	(b)	 Write the Verilog code to implement ALU with given specification. a) There are two data each of 4 bits and two bits control line b) If control is '00' must do addition,'01' substraction,'10' multiplication,'11' division 	07	
		Assume data is available parallel		
Q.5	(a)	Briefly Discuss the points of difference between FPGA, Gate Array, Standard Cell and Full Custom.	07	
	(b)	Briefly Discuss Simulated Annealing Algorithm for Partitioning.	07	
o -		OR	~ =	
Q.5	(a) (b)	Briefly discuss force and release with respect to verilog. Write Verilog code for serial parity detector.	07 07	
