GUJARAT TECHNOLOGICAL UNIVERSITY ME – SEMESTER II (NEW) – • EXAMINATION – SUMMER 2016

Subject Code: 2720314

Subject Name: ADVANCE VLSI DESIGN

Date: 27/05/2016

Total Marks: 70

Time: 10:30 am to 01:00 pm **Instructions:**

- 1. Attempt all questions.
- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.
- **Q.1** (a) Consider Mealy Finite State Machine (FSM), with one input X and one output 14 Z. The FSM asserts its output Z when it recognize the "1110" input bit sequence. Implement the state diagram for above and write Verilog code for it.
- **Q.2** Write Verilog program and test bench for full Adder. 07 **(a)** Write a Verilog program for UDP of Negative Edge triggered D flip flop 07 **(b)**

OR

- (b) Write Verilog code using dataflow modelling to design BCD to seven segment 07 display assuming common anode display.
- Draw the timing diagram observed while simulating the design of x 07 0.3 (a) implementation of Iterative architecture in Xilinx ISE that shows all signals observed in simulation window and justifies functionality of the design. State throughput, latency and timing of your design with proper justification.
 - (b) Implement logic function $Y \le A'(B+C)$ using synchronous set & reset of D flip 07 flop. Write Verilog code and implement diagram.

- 0.3 (a) Design 4 bit Ripple carry counter using D flip-flops. 07 07
 - Design 1 to 4 De-multiplexer using if-else statements. **(b)**
- Define function to multiply two 4 bit numbers a and b. The output is an 8 bit 07 **O.4 (a)** value.
 - (b) Design a clock with time period = 40 and a duty cycle of 25% by using the 07 always and initial statements. The value of clock at time = 0 should be initialized to 0.

OR

- Write a verilog code for 8 bit universal shift register with shift right, shift left 0.4 (a) 07 & parallel load capabilities. Write the Verilog program for 8-bit ALU using Behaviour Modelling. 07 **(b) Q.5** 07 Write verilog code to design a 4-bit adder using full adder and half adder. Use (a) gate level modelling for half and full adders. Show synthesized output of your design. 07 (b) Explain Register Balancing for timing in Architecting Speed. OR Q.5 **(a)** Write the Verilog description of the module 3 bit magnitude-comparator. 07 Instantiate the magnitude comparator inside the stimulus module.
 - (b) Using the wait statement, design a level-sensitive latch that takes clock and d 07 as inputs and q as output. 9 = d whenever clock = 1.
