Seat No.:	Enrolment No.
Seat No	Linonnent No.

GUJARAT TECHNOLOGICAL UNIVERSITY

		ME – SEMESTER IV (NEW) – • EXAMINATION – SUMMER 2016	
Sul	bject	Code: 2745402 Date:04/05/202	16
Tir	me:10 truction	Name: Cortex-M4 Processor Architecture and Programming 2:30 am to 01:00 pm Total Marks: Attempt all questions.	70
	2. 3.	Make suitable assumptions wherever necessary. Figures to the right indicate full marks.	
Q.1	(a) (b)	Explain in Detail Cortex-M family Processor Architecture. What is SYSTICK timer? Explain each bit in SYSTICK control and status register?	07 07
Q.2	(a) (b)	What facilities NVIC provides? What are the registers available in CORTEX M4? OR	07 07
	(b)	What is Bus Interface Unit? Explain types of Bus Interface Unit?	07
Q.3	(a) (b)	What is the significance of Pseudo instructions? What is the difference between THUMB 1 and THUMB 2 Architecture? OR	07 07
Q.3	(a) (b)	How branch instructions are executed in CORTEX M4? Explain with example: 1)DMB 2)DSB 3)ISB	07 07
Q.4	(a) (b)	What are CMSIS usage and benefits? List the CMSIS intrinsic instruction and explain any two in detail. OR	07 07
Q.4	(a) (b)	Explain with block diagram Cortex Microcontroller Software Interface standard (CMSIS). Discuss about CMSIS Register Core in detail.	07 07
Q.5	(a) (b)	Explain with diagram Memory map in cortex. Explain in Detail Memory Bit Band operation. OR	07 07
Q.5	(a) (b)	Explain in detail Lazy stacking in Floating Point Unit. Explain following terms: 1) AHB Trace Macro cell 2) DEMCR.	07 07
