		GUJARAT TECHNO ME – SEMESTER II (NEW) –					
Subject Code: 3725203 Subject Name: Digital VLSI Design - II Backend Time: 10:30 am to 01:00 pm Instructions:					Date: 27/05/2016  Total Marks: 70		
Q.1	(a) (b)	Compare ASIC and FPGA Designs Write Inputs and Outputs at each at		of Physica	al Design	07 07	
Q.2	(a) (b)						
	<b>(b)</b>	What is Synthesis and Simulation mismatch? Explain using following examples a. Incomplete Sensitivity List b. Latch Inference.					
Q.3	(a) (b)	How to get improved Macro Placement? Obtain Maximum Frequency for the following circuit.					
	` /	AQ1		t <sub>P</sub>	$\mathbf{t}_{\mathrm{su}}$		
		ск о	D Flip-Flop:	20 ns	5 ns		
			JK Flip-Fllp:	25 ns	10 ns		
		J Q Q2	AND Gate:	12 ns			
		в Ко	OR Gate:	10 ns			
0.2	(a)	Evaluin 1 D and 2 D composition of	OR			Λ.7	
Q.3	<ul><li>(a) Explain 1-D and 2-D compaction with diagrams</li><li>(b) Explain place_opt with area recovery and congestion option?</li></ul>					07 07	
Q.4	(a) (b)	What are basic components of IO cells with classification of IO cells?  Explain different paths you analyze while performing Static Timing Analysis  0					

		OK .	07					
Q.3	(a)	Explain 1-D and 2-D compaction with diagrams						
	<b>(b)</b>	Explain place_opt with area recovery and congestion option?						
0.4	(a)	What are basic components of IO cells with classification of IO cells?						
•	(b)	Explain different paths you analyze while performing Static Timing Analysis						
	OR							
Q.4	(a)	Explain On-chip Variation and CRPR (Clock Reconvergence Pessimism	<b>07</b>					
		Removal).						
	<b>(b)</b>	Design Status before Clock Tree Synthesis. Mention Clock Tree Synthesis Goals. 07						
Q.5	(a)	Design Status before Routing. Draw and Explain General flow for Routing.						
	(b)							
	()	induced due to crosstalk?						
	OR							
Q.5	(a)	Explain Global Routing in Detail.	<b>07</b>					
	<b>(b)</b>	Explain what signal integrity issues are and Design integrity issues? How to						
		prevent them.						

\*\*\*\*\*