

**GUJARAT TECHNOLOGICAL UNIVERSITY****ME – SEMESTER II (NEW) – • EXAMINATION – SUMMER 2016****Subject Code: 3725204****Date: 31/05/2016****Subject Name: Designing with Modeling & FPGA's****Time: 10:30 am to 01:00 pm****Total Marks: 70****Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.

- |            |     |   |           |
|------------|-----|---|-----------|
| <b>Q.1</b> | (a) | Explain differential pair with MOS load.  | <b>07</b> |
|            | (b) | Explain I/V characteristic of MOS.  | <b>07</b> |
| <b>Q.2</b> | (a) | Describe the MOS small signal model.  | <b>07</b> |
|            | (b) | What aspects of the performance of an amplifier are important?                    | <b>07</b> |
| <b>OR</b>  |     |   |           |
|            | (b) | Describe the basic MOS device physics and general consideration of MOS parameters | <b>07</b> |
| <b>Q.3</b> | (a) | What is Jitter? Explain foe PLL   | <b>07</b> |
|            | (b) | Explain switched capacitor integrator?  | <b>07</b> |
| <b>OR</b>  |     |   |           |
| <b>Q.3</b> | (a) | Explain basic differential pair and analysis.                                     | <b>07</b> |
|            | (b) | What is clock feed through ? and what in delay locked loops PLL                   | <b>07</b> |
| <b>Q.4</b> | (a) | What are types of feedback topologies? Briefly explain with diagram               | <b>07</b> |
|            | (b) | Explain the miller theorem and also discuss the significance.                     | <b>07</b> |
| <b>OR</b>  |     |   |           |
| <b>Q.4</b> | (a) | Explain Gilbert cell.   | <b>07</b> |
|            | (b) | Describe the basic MOS device physics and general consideration of MOS parameters | <b>07</b> |
| <b>Q.5</b> | (a) | Explain common source stage with diode connected load.                            | <b>07</b> |
|            | (b) | Explain in short  | <b>07</b> |
|            |     | (i) Threshold voltage   |           |
|            |     | (ii) Noise margin.  |           |
|            |     | (iii) Circuit design levels.  |           |
| <b>OR</b>  |     |   |           |
| <b>Q.5</b> | (a) | Explain cascode current mirrors.  | <b>07</b> |
|            | (b) | Write short note on any two   | <b>07</b> |
|            |     | 1. Binary weighted resistor   |           |
|            |     | 2. R-2R Ladder  |           |
|            |     | 3. Multiplier DAC   |           |
|            |     | 4. Non-Multiplier DAC   |           |

\*\*\*\*\*