Sea	t No.:	Enrolment No		
		GUJARAT TECHNOLOGICAL UNIVERSITY ME – SEMESTER II (NEW) – • EXAMINATION – SUMMER 2016		
			e: 02/06/2016	
Subject Name: System on Chip Architecture Time:10:30 am to 01:00 pm Instructions: Total Man				
	2.	Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks.		
Q.1	(a) (b)	Draw Architectural Block Diagram of PSoC 5LP Programmable embedded SoC. Briefly explain its major components. Compare the SoC platforms from Tilera, TI and Feescale.	07 07	
Q.2	(a)	Explain the benefits of AXI4 bus when doing system development using FPGA Products.	07	
	(b)	What are the considerations to be taken into account when designing mixed signal circuit board using PSoC 5LP ?	07	
	(b)	OR Explain how PSoC creator, PSoC Components and PSoC Systems together help Hardware-Software codesign of Embedded SoC.	07	
Q.3	(a)	Give a brief overview of Xilinx-Zynq-7000 All Programmable SoC.	07	
	(b)	(i) Briefly describe simulation steps in a VHDL based design.(ii) Give brief description about Qualcomm Snapdragon SoC.	03 04	
Q.3	(a)	OR Explain the NEON SIMD architecture. Also describe, using a suitable diagram, how the instruction VADD.I16 Q0, Q1, Q2 is executed on the NEON architecture.	07	

(b) (i) What are the options for interfacing external processor to an Altera FPGA? (ii) What are the steps taken to achieve power efficiency in an SoC design. 04

- Q.4 (a) What are the key points in designing Dynamic Memory Controller using FPGA or core?
 - (b) What do you understand by TLM? Briefly explain its methodology. 07

OR

Q.4 (a) What is a cross compiler? Explain its uses in the context of Embedded system design using FPGA cores and SoC.
(b) Draw the block diagram showing basic constituents of SoC design flow and briefly elaborate the requirement analysis process.

Ų.s	(a)	processor? (ii) Explain the seven different sources of exceptions in Zinq SoC.	03
	(b)	(i) What do you understand by "channel" in SystemC. List down various channels available in SystemC and explain any two channels briefly. (ii) Explain the power supply pins of PSoC 4	03
Q.5	(a)	OR (i) Briefly describe the booting process in a stand alone embedded system with a	03
		processor. (ii) Explain the process of implementing a floating-point matrix multiplication accelerator using Zynq SoC platform.	04
	(b)	(i) What are the special challenges in SoC verification?(ii) Draw the block diagram of Analog and Digital Layout in PSoC 5LP and explain with reason which ports are the best analog ports.	03 04
