Sea	at No.:	Enrolment No	
		GUJARAT TECHNOLOGICAL UNIVERSITY ME – SEMESTER I (OLD) – • EXAMINATION – SUMMER 2016	
Su	bject	Code: 710403N Date:18/05/20	016
	•	Name: ASIC Design	
Ti	•	2:30 pm to 05:00 pm Total Marks:	<b>: 7</b> 0
	2.	Attempt all questions.  Make suitable assumptions wherever necessary.  Figures to the right indicate full marks.	
Q.1	(a) (b)	Give answer of following questions.  (i) List the major capabilities of VHDL along with the features that differentiate it from other hardware description languages.  (ii) Explain VHDL terms: Configuration, Package, Generic and Process.  Discuss VLSI design methodology. Distinguish between top - down and	07
	(~)	bottom - up design methodologies for digital design.	
Q.2	(a)	Give answer of following questions.  (i) Compare Inertial and Transport delay with suitable examples and explain Inertial Delay Model.  (ii) What is Delta-delay? What is its effect in VHDL?	07
	<b>(b)</b>	Explain the ASIC Design flow in brief. Also explain Full custom and Semi custom mask layout.	07
		OR	
	(b)	Write True or False. If statement is true justify it and if false correct it.  (i) The order of execution of concurrent VHDL statements cannot be predicted.  (ii) The statement a<=b after 5 ns; is synthesized as a delay line of 5 ns.  (iii) One entity may be assigned to many architecture bodies.  (iv) We cannot mix structural and data flow description in the same architecture unit.  (v) Structural style is closer to human thinking than behavioral style.  (vi) Every signal in a sensitivity list of a statement must change to fire the statement.  (vii) RTL style describes combinational logic.	07
Q.3	(a) (b)	Write a VHDL code for 16 input priority encoder with Truth Table. Write a VHDL code for 4 bit shift right register using generate statement.  OR	07 07
Q.3	(a)	Write a VHDL code for 4x1 multiplexer using when else construct. Using same draw diagram and write VHDL code to implement 16x1 multiplexer using structural modeling.	07
	(b)	Write VHDL code for 2x4 decoder using process. Using 2x4 decoder draw and write VHDL code to implement 3x8 decoder using structural modeling.	07
Q.4	(a) (b)	Explain Test Bench with example. Briefly describe implicit and explicit visibility in VHDL.	07 07
Q.4	(a)	OR Explain modeling of finite state machines. Also compare Moore state Machines and Mealy state machines.	07

**Q.4** 

	<b>(b)</b>	Explain following operators used in VHDL with example (1) rem (2) mod (3) abs	07
Q.5	(a) (b)	Draw and Explain CPLD Architecture. Explain PLA with necessary Diagrams and equations.	07 07
Q.5	(a) (b)	<b>OR</b> Write a short note on Technology mapping for FPGA . Explain Design Implementation using FPGA with appropriate example.	07 07

\*\*\*\*\*