GUJARAT TECHNOLOGICAL UNIVERSITY ME – SEMESTER III (OLD) – • EXAMINATION – SUMMER 201

ME - SEMESTER III (OLD) - • EXAMINATION - SUMMER 2016 Subject Code: 730303 Date:05/05/2016 Subject Name: VLSI Design Time:10:30 am to 01:00 pm **Total Marks: 70** Instructions: 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. Explain the usage of net and register in verilog with appropriate example. 0.1 07 (a) How they differ from eachother? State rules for developing UDPs. **(b)** 07 Q.2 With diagram explain FUSE and ANTIFUSE mechanism of FPGA **(a)** 07 programming **(b)** Explain in detail delay-based, event-based and level sensitive timing controls in 07 verilog with example. OR Write a verilog program for 8-bit Universal shift register with shift right, shift 07 **(b)** left and parallel load capabilities. Q.3 With the help of T-flipflop design a decade counter. Show all design steps. 14 Write verilog program of the same using structural model style. Also write verilog program of all components used in your design. OR Q.3 With the help of T-flipflop design a modulo 13 counter. Show all design steps. 14 Write verilog program of the same using structural model style. Also write verilog program of all components used in your design. Explain the architecture of Spartan3e FPGA family **Q.4** 14 OR Consider Mealy Finite State Machine (FSM), with one input X and one Q.4 14 output Z. The FSM asserts its output Z when it recognizes the "10011" input bit sequence. Implement the state diagram for above & write verilog code for it. 07 Q.5 (a) Write a verilog program for full-subtractor using half-subtractor and logic gates. Write modules for half-subtractor and the gates used. Draw the circuit diagram of the whole design. Explain mux- versus LUT-based logic blocks. 07 **(b)** OR Write a function that calculates the even parity of 16 bit address & returns 07 **Q.5 (a)** the value. Compare the following: **(b)** 07 (1) Tasks and Functions (2) CPLD and FPGA
