Seat No.:	Enrolment No.

GUJARAT TECHNOLOGICAL UNIVERSITY

ME - SEMESTER-I(New course) • EXAMINATION - WINTER- 2015

Subject Code: 2710507 Subject Name: ASIC Design			Date: 01/01/2016 Total Marks: 70	
Ti	· ·			
	1. 2.	Attempt all questions.Make suitable assumptions wherever necessary.Figures to the right indicate full marks.		
Q.1	(a)	Answer the following i) List major capabilities of VHDL ii) Describe different levels of abstraction in HDL	06	
	(b)	Do as directed i) Declare entity for 4×1 MUX ii) List nine values of std_logic iii) Differentiate between concurrent and sequential statements iv) Can you have process statement without sensitivity list? Explain	08	
Q.2	(a)	Draw a flow chart indicating major steps involved in chip design using CAD tools.	07	
	(b)	Write behavioral VHDL code for BCD to 7 Segment decoder OR	07	
	(b)	Write a behavioral VHDL code for 8 bit shift register with parallel loading and shift left-right control	07	
Q.3	(a)	i) Compare inertial and transport delay models with necessary examples ii) What is delta delay? What is its effect in VHDL?	07	
	(b)	i) Describe various WAIT statements.ii) Using WAIT statement, write VHDL code for asynchronous reset D flip flop	07	
Q.3	(a) (b)	OR List main purposes of test bench. Discuss waveform generation using test bench Discuss types of Finite State Machine (FSM) with appropriate example	07 07	
Q.4	(a)	Write VHDL code for circuit given below	07	
		A D Q S1 RDY QBAR CLOCK S2 CK DIN CTRLA		
	(b)	Write VHDL code for 9 bit parity generator OR	07	
Q.4	(a) (b)	Explain component declaration and component instantiation statement Write VHDL code using structural model for a 4 bit full adder	07 07	

Q.5	(a)	Draw architecture or block diagram of one of the FPGA and explain its working	07		
	(b)	Write short note on floor planning and placement	07		
	OR				
Q.5	(a)	Draw architecture or block diagram of one of the CPLD and explain its working	07		
	(b)	Discuss fuse and anti fuse technology of FPGA programming with appropriate diagram	07		
