Seat No.:	Enrolment No.

## **GUJARAT TECHNOLOGICAL UNIVERSITY**

ME - SEMESTER-I(New course) • EXAMINATION - WINTER- 2015

Subject Code: 2715410  Subject Name: Advanced Digital Circuit Design  Time: 2:30 pm to 5:00 pm  Instructions:  Date: 04/0  Total Man			Date: 04/01/2016	
		ks: 70		
	2.	Attempt all questions.  Make suitable assumptions wherever necessary.  Figures to the right indicate full marks.		
Q.1	(a)	List the different level of abstraction in digital design also discuss various digital circuit design implementation approaches.	07	
	<b>(b)</b>	Defined module instance? Draw the block-diagram and write Verilog code for 4 bit ripple carry full adder Using one bit full adders.	07	
Q.2	(a) (b)	Discuss Synthesis and Technology mapping for FPGA in detail Briefly discuss delay based and event based timing control in Verilog.  OR	07 07	
	<b>(b)</b>	What do you understand by Gate Delays? Compare Rise Delay and Fall Delay with suitable examples and waveforms.	07	
Q.3	(a) (b)	Explain Blocking and Non-Blocking statements with suitable examples List various Operator types. Discuss any two in detail.  OR	07 07	
Q.3	(a) (b)	Discuss data types used in Verilog in brief.  Defined component of simulation. Write Verilog code to design Edge triggered  D flip flop	07 07	
Q.4	(a) (b)	Write short note on hardware-software co-design Discuss brief about sequential circuit design also write the Verilog code for Ring counter	07 07	
		OR		
<b>Q.4</b>	(a)	Write a Verilog code for BCD to Seven segment convertor	07	
	<b>(b)</b>	Discuss concept of Floor Planning in detail.	07	
Q.5	(a)	Briefly Discuss the two level optimization of combinational circuits	07	
	<b>(b)</b>	Briefly Discuss Placement and Routing.  OR	07	
Q.5	(a) (b)	Briefly discuss techniques for Partitioning. What is the difference between Moore and Mealy finite state machines? Write Verilog code for Traffic light controller.	07 07	

\*\*\*\*\*