Seat No.:	Enrollment No.
-----------	----------------

GUJARAT TECHNOLOGICAL UNIVERSITY

M. E. - SEMESTER- II • EXAMINATION – WINTER 2015

Subject Code: 2724202 Date: 09/12/201			
Time	: 02	Name: Testing & Verification of VLSI Design 2:30 PM – 05:00 PM Total Marks: 70	
Instr	1. 2.	Attempt all the questions. Make suitable assumptions wherever necessary. Notations and symbols used have usual technical meaning.	
Q.1	(a) (b)	7.2	07 07
Q.2	(a)		07
	(b)	Simulator. What do you mean by ATPG? Explain the Path Sensitization Method. OR	07
	(b)	Explain in Brief (a) Controllability (b) Design for Verification (c) Fault Modeling.	07
Q.3	(a)	What do you mean by Testing Philosophy? Explain it with example of Testing the Students.	07
	(b)	Discuss the Test Program with suitable diagram. OR	07
Q.3	(a) (b)	What are the advantages of Third Party Model? Discus in detail.	07 07
Q.4	(a) (b)		07 07
Q.4	(a) (b)	Explain Scan Design with Example of D Flip Flop.	07 07
Q.5	(a) (b)		07 07
Q.5	(a) (b)	Discuss the Test Time Complexity for Memory Testing.	07 07
