Seat No.:	Enrolment No.

GUJARAT TECHNOLOGICAL UNIVERSITY

ME - SEMESTER-I(New course) • EXAMINATION - WINTER- 2015

	•	Code: 3715204	Date: 05/01/20	16
Subject Name: Digital VLSI Design & Verification-I Time: 2:30 pm to 5:00 pm Instructions: Total Marks			Total Marks: 7	70
	1. 2.	Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks.		
Q.1	(a) (b)	Design FSM for level to pulse converter. Level to pulse conver a single-cycle pulse each time when its input goes high. Explain glitches in digital design? How to avoid it.	ter has to produce	07 07
Q.2	(a) (b)	What is metastability? What are different cases metastability avoid metastability for high-speed systems and also write the equivariable and signal in VHDL with examples.	uation for MTBF.	07 07
	(b)	OR Explain tasks and functions in Verilog with one example for e mean by re-entrant tasks?	ach. What do you	07
Q.3	(a) (b)	Explain ASIC design flow in detail. Explain transport delay, inertial delay and delta delay in VHDL with example. OR		07 07
Q.3	(a) (b)	Explain different design challenges in VLSI. Write a note on design economics related to IC.		07 07
Q.4	(a) (b)	Draw the layout for 2-input XOR gate and 4-input NOR gate. Write the Verilog code for universal shift register. OR		07 07
Q.4	(a) (b)	What is FPGA? Mention the different software used in XILINK ISE. Compare the ASIC, FPGA and micro controller in terms of performance, NRE cost, unit cost and time to market. Write the Verilog code and System Verilog assertions for the asynchronous FIFO.		07 07
Q.5	(a)	What is interfaces in system Verilog? Explain the advantage of example.	interface with one	07
	(b)	Explain inheritance, encapsulation and polymorphism in Sys example.	tem Verilog with	07
Q.5	(a) (b)	OR Explain different types of ASIC in detail. What is assertions? Explain different concurrent assertion layer	rs with example.	07 07
