GUJARAT TECHNOLOGICAL UNIVERSITY ME - SEMESTER- III • EXAMINATION – WINTER 2015

Subject Code: 3735203Date: 07/12/201Subject Name: Verification MethodologyTime: 02:30 PM TO 05:00 PMTime: 02:30 PM TO 05:00 PMTotal Marks: 70Instructions:1. Attempt all questions.1. Attempt all questions.2. Make suitable assumptions wherever necessary.3. Figures to the right indicate full marks.			7/12/2015
			rks: 70
Q.1	(a) (b)	Compare system Verilog with other HDL. Why use system Verilog for verifica Explain universal verification components in details.	tion. 07 07
Q.2	(a) (b)	List of developing reusable components and explain any three in details Importance of Make file, Perl scripting, TCL scripting in verification. OR	07 07
	(b)	What exactly is the difference between OVM, UVM, and VMM verification methodologies, and what do they signify?	07
Q.3	(a) (b)	What is UPF? What does it Do? How is it put in to action? What support it? Write a program and possible test case for AND gate use system Verilog langua OR	07 age 07
Q.3	(a) (b)	What is the regression and importance of regression in verification methodolog What is Universal Verification Methodology (UVM) in layman's terms?	gy 07 07
Q.4	(a) (b)	Explain Register model used in verification environment. Explain block level testing and chip level testing in details. OR	07 07
Q.4	(a) (b)	Explain development of ARM/MIPS BFM. Explain concurrent and immediate assertion in details.	07 07
Q.5	(a) (b)	What is the difference between functional verification and RTL verification? Explain blocking and non-blocking assignment in system Verilog with suitable programs.	07 07
		OR	
Q.5	(a) (b)	Write a short not on functional coverage. Write a short note on TLM.	07 07
