Seat No.:	Enrolment No.

GUJARAT TECHNOLOGICAL UNIVERSITY

ME - SEMESTER- III • EXAMINATION - WINTER 2015

	•	t Code:3735206 Date: 07/12/20	15
Ti	me: (tructio	Attempt all questions.Make suitable assumptions wherever necessary.	70
Q.1	(a) (b)	Explain how different types of compatibilities decide the distinction between embedded systems and non-embedded systems. Explain how the technology trend has changed the SoC design over the years in terms of process technology, cost, complexity and applications.	07 07
Q.2	(a) (b)	Explain in detail the design philosophy of VLIW in comparison to Superscalar and DSP architecture. Explain how by passing logic works in VLIW architecture with the help of suitable diagram OR	07 07
	(b)	Explain key aspects of a processor's hardware that enable ILP	07
Q.3	(a) (b)	How pipeline is balanced while designing a pipeline architecture Explain how forwarding logic works in VLIW architecture with the help of suitable diagram.	07 07
		OR	. –
Q.3	(a) (b)	Explain some features of individual caches in the cache hierarchy which are implemented in today's cache controller. What are the factors that complicate real world implementation of cache design in parallel processor architecture?	07 07
Q.4	(a)(b)	Compare interpreted simulators and compiled simulators. What are the advantages and disadvantages of both. Explain the process of Dynamic Binary Translation System with the help of suitable diagram.	07 07
		OR	
Q.4	(a)	Explain advantages and disadvantages of Trace-driven simulators.	07
	(b)	Explain how Discrete Event Simulation works when Hardware Simulation is being employed.	07
Q.5	(a) (b)	List down and explain the compiler-visible features of DSP. What are acyclic region types and how they are used in deciding Instruction scheduling in ILP. Explain the difference between Treegion and Trace2 regions with a diagram	07 07
0.5	(.)	OR	07
Q.5	(a) (b)	Describe a typical code compression system with suitable diagram. Describe how Firmware upgrades are downloaded on Embedded devices	07 07
