Sea	Seat No.: Enrolment No		
	bject	GUJARAT TECHNOLOGICAL UNIVERSITY C. SEMESTER I (old course)—EXAMINATION (Remedial) — WINTER 2 code: 710403N Date: 10/1	
	•	Name: SIC Design :30 AM to 1:00 PM Total Marks	s: 70
	struct		
	2.	Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks.	
Q.1	(a)	 Do as Directed Give difference between signal and variable What is an OTP FPGAs? What is signal driver? Discuss Test Bench. Difference between Concurrent & Sequential Statement Explain :Wait statementø Define the terms :Regularity & Modularity 	1
Q.2	(a) (b)	Explain the ASIC Design Flow. Describe Delay in VHDL. OR	0
	(b)	What are the eight types of ASICs? List them and Describe any two in detail.	0
Q.3	(a) (b)	Discuss fuse, antifuse and SRAM programming methods of FPGA. Explain transport delay model and inertial delay model. Also give comparison between them.	0
		OR	
Q.3	(a)	Implement the following Equation using Structural & Data Flow modelling Y=ABC+ADE+DEC	0
	(b)	Write VHDL Code for 1) 4 X 1 DMUX using WITH/SELECT statement 2) 1X 8 MUX using Case statement	0
Q.4	(a) (b)	What is the need of Floor Planning? List the major Objective of Floor Planning Write VHDL code for a Sequence detector of Sequence õ1010ö. Also Draw Diagram	O State 0
		OR	
Q.4	(a) (b)	Explain XC5200 Xillinx logic block. How many input can be handled by it? Discuss types of Finite State Machine with appropriate Example	0
Q.5	(a) (b)	Write a short note on Operators used in VHDL Write a VHDL code for 4 Bit Parallel óIn-Serial-out Shift Register	0
		OR	
Q.5	(a) (b)	Discuss various Loops in VHDL and Explain :Generateø Statement. Explain Programmable Logic devices. Also Give Comparison between PAL,PLA, CPLD and FPGA	0
