Seat No.:	Enrolment No

Subject Code:X31101

GUJARAT TECHNOLOGICAL UNIVERSITY

PDDC - SEMESTER-III EXAMINATION - SUMMER 2016

Date: 26/05/2016

Subject Name: Advance Electronics Time:02:30 PM to 05:30 PM **Total Marks: 70 Instructions:** 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. (a) Write short note on Hybrid π model for a transistor in CE configuration and its 07 0.1 circuit component. (b) Classify the amplifiers based on position of quiescent point and also explain the 07 distortion in amplifier. Derive the expression for the high 3-dB frequency f_H* of n identical non-07 0.2 interacting stages in terms of f_H for one stage. Three identical cascaded stages have an overall upper 3-dB frequency of 20kHz and a lower 3-dB frequency of 20Hz. What are f_L and f_H of each stage? Assume noninteracting stages. (b) List the steps required to carry out the analysis of feedback amplifier. 07 OR (b) Draw and explain the two cascaded CE transistor stage. Derive necessary 07 equation for it. (a) For the voltage series feedback, obtain the expressions for input and output **07** 0.3resistances R_{if} and R_{of}. (b) Define slew rate of an op-amp and describe the technique to measure slew rate. 07 OR (a) For FET source follower, with source resistance R, derive expressions for A_{vf}, Q.3 07 Rif. Rof. (b) Describe the operation of R-2R ladder DAC. How many bits are required to 07 build R-2R DAC if reference voltage is 5V and DAC has resolution of 1 mV. **07** 0.4 State the conditions for an amplifier to work as an oscillator. How these conditions are fulfilled in a transistorized RC phase shift oscillator? Draw neat circuit diagram and derive the frequency of oscillation. **(b)** Give the comparison between various logic families. 07 OR (a) Draw the circuit diagram of Hartley oscillator and explain its working. Find the **Q.4** 07 condition for oscillation. (b) Draw two inputs TTL NAND gate with totem pole output. Explain its working 07 and list advantages of it. Derive the expression for difference mode gain and common mode gain for a **07 Q.5** symmetrical emitter coupled differential amplifier. **(b)** Draw and explain the working principle of Dual slope integrator ADC. 07 Define CMRR of differential amplifier. Show the circuit and explain how to 0.5 07 measure CMRR of an op-amp. **(b)** Describe the operation of counter type ADC with neat sketch. 07
