Seat No.:	Enrolment No.

GUJARAT TECHNOLOGICAL UNIVERSITY

PDDC - SEMESTER-VI. EXAMINATION - SUMMER 2016

Subject Code:X61102 Date: 13/05/2016 **Subject Name: VLSI Technology and Design** Time:10:30 AM TO 01:00 PM **Total Marks: 70 Instructions:** 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. **Q.1** Define following operating regions for the MOS system **07** with suitable energy band diagrams: (i) Accumulation (ii) Depletion (iii) Inversion **(b)** Consider the following p-channel MOSFET process: 07 Substrate doping $N_D = 10^{15}$ cm⁻³, polysilicon gate doping density $N_D = 10^{20}$ cm⁻³, gate oxide thickness $t_{ox} = 650$ A°, and oxide interface charge density $N_{ox} = 2 \times 10^{10} \text{ cm}^{-2}$. Use $\varepsilon_{si} = 11.7 \ \varepsilon_0$, $\varepsilon_{ox} = 3.97 \ \varepsilon_0$ for the dielectric coefficients of silicon and silicon-dioxide, respectively. Calculate the threshold voltage V_{TO} , for $V_{SB} =$ (i) Determine the type and the amount of channel (ii) ion implantation which are necessary to achieve a threshold voltage of $V_{TO} = -2 \text{ V}$. **Q.2** Discuss the effect of constant-voltage scaling on: **07** (i) C_{ox} (ii) I_D (iii) P (iv) Power Density (b) Explain MOS capacitance. 07 OR **(b)** Explain the following statements: **07** (i) CMOS Inverter does not have substrate bias effects. (ii) Voltage transfer characteristics of CMOS inverter can exhibit hysterisis when operated below certain supply voltage limit. Q.3 (a) Define the following terms of an inverter with diagrams: 07 (i) ζ_{PHL} (ii) ζ_{PLH} (iii) Rise time (iv) Fall time Draw CMOS implementation for following Boolean 07 **(b)** equation Z = (D + E + A)(B + C)Assume that $(W/L)_n = 10$ for all nMOS and $(W/L)_p = 15$ for all pMOS. Find (W/L)_{equ} for nMOS and pMOS. OR **Q.3** (a) Draw and explain working of CMOS inverter. Also 07 Explain VTC of CMOS inverter. Explain different Limitations imposed by Small-Device 07 Geometries for NMOS. **Q.4** Write basic steps for NMOS fabrication steps. Explain 07 LOCOS.

(b) Draw and explain SR and JK latch using CMOS 07 implementation. OR (a) Draw and explain NAND and NOR gate using CMOS **Q.4 07** implementation and depletion NMOS load implementation. (b) Explain basic principal of pass transistor circuits. And also 07 explain Voltage bootstrapping. (a) Explain Latch-up in CMOS and also explain its prevention. **07 Q.5 (b)** Explain Ad hoc testable design techniques. **07** OR (a) Explain PLD. Give difference between CPLD and FPGA. **07** Q.5 (b) Explain controllability and observability. Also explain 07 scan-based techniques.
