Seat No.:	Enrolment No.

GUJARAT TECHNOLOGICAL UNIVERSITY

PDDC - SEMESTER-VI EXAMINATION - WINTER 2015

Subject Name: VLSI Technology and Design			te:12/12/2015	
		2:30pm to 05:00pm Total Marks:	: 7 0	
	1. 2.	Attempt all questions. Make suitable assumptions wherever necessary. Figures to the right indicate full marks.		
Q.1	(a)	 Give difference between semicustom and full custom design. Give difference between FPGA and Gate array design. 	07	
	(b)	• •	07	
Q.2	(a) (b)		07 07	
	(b)		07	
Q.3	(a)	A CMOS inverter has $V_{TO,n}=0.8~V,V_{TO,p}=$ - $0.8~V$, and $k_n\!\!=\!\!k_p$. Obtain NM_H and NM_L for $V_{DD}=10v$.	07	
	(b)	$V_{TO,n}=0.78~V,~W_n=20um,~L_n=2um$ to calculate drain current for $V_{GS}=2V$ and $V_{DS}=1V$.	07	
Q.3	(a)	OR Define T_{PLH} and T_{PHL} . Derive equation of T_{PHL} for CMOS inverter.	07	
	(b)	Derive equation for dynamic power consumption for CMOS inverter.	07	
Q.4	(a)	Boolean equation $1) Z = \overline{ABE + DC}$	07	
	(b)	2) $Z = \overline{A + BE + DC}$ Draw CMOS implementation for $Z = \overline{A(D + E) + BC}$. Find Euler path and draw stick diagram for this CMOS implementation.	07	
Q.4 Q.4	(a) (b)	Explain CMOS Latch up problems. List prevention for it.	07 07	
Q.5	(a) (b)		07 07	
Q.5	(a) (b)		07 07	
